Modular Synthesis of Timed Circuits Using Partial Order Reduction

Tomohiro Yoneda, Eric Mercer, Chris Myers. Modular Synthesis of Timed Circuits Using Partial Order Reduction. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A(12):2684-2692, 2002. [doi]

Authors

Tomohiro Yoneda

This author has not been identified. Look up 'Tomohiro Yoneda' in Google

Eric Mercer

This author has not been identified. Look up 'Eric Mercer' in Google

Chris Myers

This author has not been identified. Look up 'Chris Myers' in Google