An AES crypto chip using a high-speed parallel pipelined architecture

Seong-Moo Yoo, Deen Kotturi, W. David Pan, John Blizzard. An AES crypto chip using a high-speed parallel pipelined architecture. Microprocessors and Microsystems, 29(7):317-326, 2005. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.