Junghyun Yoon, Jooyeon Jeong, Heechun Park. Breaking Standard Cell Margin Constraints for Area-Efficient VLSI Design. In Design, Automation & Test in Europe Conference, DATE 2026, Verona, Italy, April 20-22, 2026. pages 1-7, IEEE, 2026. [doi]
Abstract is missing.