Yusuke Yoshida, Kimiyoshi Usami, Hideharu Amano. Digital embedded memory scheme using voltage scaling and body bias separation for low-power system. In International SoC Design Conference, ISOCC 2017, Seoul, Korea (South), November 5-8, 2017. pages 148-149, IEEE, 2017. [doi]
No references recorded for this publication.
No citations of this publication recorded.