A Compact Model for Analysis and Design of On-chip Power Network with Decoupling Capacitors - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Payman Zarkesh-Ha, Ken Doniger, William Loh, Dechang Sun, Rick Stephani, Gordon Priebe. A Compact Model for Analysis and Design of On-chip Power Network with Decoupling Capacitors. In 21st International Conference on Computer Design (ICCD 2003),VLSI in Computers and Processors, 13-15 October 2003, San Jose, CA, USA, Proceedings. pages 84-89, IEEE Computer Society, 2003. [doi]

This author has not been identified. Look up 'Payman Zarkesh-Ha' in GoogleThis author has not been identified. Look up 'Ken Doniger' in GoogleThis author has not been identified. Look up 'William Loh' in GoogleThis author has not been identified. Look up 'Dechang Sun' in GoogleThis author has not been identified. Look up 'Rick Stephani' in GoogleThis author has not been identified. Look up 'Gordon Priebe' in Google

runs on WebDSL