Microarchitecture Design Space Exploration via Pareto-Driven Active Learning

Jianwang Zhai, Yici Cai. Microarchitecture Design Space Exploration via Pareto-Driven Active Learning. IEEE Trans. VLSI Syst., 31(11):1727-1739, November 2023. [doi]

Abstract

Abstract is missing.