FPGA-based efficient implementation of SURF algorithm

Ying Zhang, Yujie Huang, Jun Han, Xiaoyang Zeng. FPGA-based efficient implementation of SURF algorithm. In Yajie Qin, Zhiliang Hong, Ting-Ao Tang, editors, 12th IEEE International Conference on ASIC, ASICON 2017, Guiyang, China, October 25-28, 2017. pages 315-318, IEEE, 2017. [doi]

Authors

Ying Zhang

This author has not been identified. Look up 'Ying Zhang' in Google

Yujie Huang

This author has not been identified. Look up 'Yujie Huang' in Google

Jun Han

This author has not been identified. Look up 'Jun Han' in Google

Xiaoyang Zeng

This author has not been identified. Look up 'Xiaoyang Zeng' in Google