The following publications are possibly variants of this publication:
- High-speed multi-block-row layered decoding for Quasi-cyclic LDPC codesXinmiao Zhang, Ying Tai. globalsip 2014: 11-14 [doi]
- Low complexity, high speed decoder architecture for quasi-cyclic LDPC codesZhongfeng Wang, Qing-Wei Jia. iscas 2005: 5786-5789 [doi]
- Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC CodesZhongfeng Wang, Zhiqiang Cui. tvlsi, 15(1):104-114, 2007. [doi]
- FPGA-based low-complexity high-throughput tri-mode decoder for quasi-cyclic LDPC codesXiaoheng Chen, Qin Huang, Shu Lin 0001, Venkatesh Akella. allerton 2009: 600-606 [doi]
- Design and FPGA Implementation of a Quasi-Cyclic LDPC DecoderHonglin Zhao, Haiyue Zhang. csps 2019: 1832-1839 [doi]
- Layered Construction of Quasi-Cyclic LDPC CodesXiongfei Tao, Yue Xin, Bifang Wang, Li Chang. icl, 24(5):946-950, 2020. [doi]