A cost-efficient fully synthesizable stochastic time-to-digital converter design based on integral nonlinearity scrambling - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Qiaochu Zhang, Shiyu Su, Mike Shuo-Wei Chen. A cost-efficient fully synthesizable stochastic time-to-digital converter design based on integral nonlinearity scrambling. In Rob Oshana, editor, DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10 - 14, 2022. pages 1021-1026, ACM, 2022. [doi]

This author has not been identified. Look up 'Qiaochu Zhang' in GoogleThis author has not been identified. Look up 'Shiyu Su' in GoogleThis author has not been identified. Look up 'Mike Shuo-Wei Chen' in Google

runs on WebDSL