2 3.65-mW 7-Bit 2-GS/s Single-Channel GRO-Based Time-Domain ADC Incorporating Dead-Zone Elimination and On-Chip Folding-Offset Calibration in 28-nm CMOS - researchr publication

researchr

You are not signed in
Sign in
Sign up

Chenghao Zhang, Jiangbo Wei, Yong Chen 0005, Maliang Liu, Yintang Yang. 2 3.65-mW 7-Bit 2-GS/s Single-Channel GRO-Based Time-Domain ADC Incorporating Dead-Zone Elimination and On-Chip Folding-Offset Calibration in 28-nm CMOS. J. Solid-State Circuits, 58(11):3179-3193, November 2023. [doi]

Abstract is missing.

runs on WebDSL