BIST approach for testing configurable logic and memory resources in FPGAs

Zhiquan Zhang, Zhiping Wen, Lei Chen, Tao Zhou, Fan Zhang. BIST approach for testing configurable logic and memory resources in FPGAs. In IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2008, Macao, China, November 30 2008 - December 3, 2008. pages 1767-1770, IEEE, 2008. [doi]

Authors

Zhiquan Zhang

This author has not been identified. Look up 'Zhiquan Zhang' in Google

Zhiping Wen

This author has not been identified. Look up 'Zhiping Wen' in Google

Lei Chen

This author has not been identified. Look up 'Lei Chen' in Google

Tao Zhou

This author has not been identified. Look up 'Tao Zhou' in Google

Fan Zhang

This author has not been identified. Look up 'Fan Zhang' in Google