The following publications are possibly variants of this publication:
- Efficient Decoder Architecture for Single Block-Row Quasi-Cyclic LDPC CodesChuan Zhang, Zhongfeng Wang, Xiaohu You. tcas, 61-II(10):793-797, 2014. [doi]
- High-speed multi-block-row layered decoding for Quasi-cyclic LDPC codesXinmiao Zhang, Ying Tai. globalsip 2014: 11-14 [doi]
- Area-efficient check node unit architecture for single block-row quasi-cyclic LDPC codesChuan Zhang, Shenghui Weng, Xiaohu You, Zhongfeng Wang. apccas 2014: 431-434 [doi]
- Quasi-Cyclic LDPC Codes Constructed Based on Row-Column Constrained MatricesHengzhou Xu, Baoming Bai, Hai Zhu, Mengmeng Xu, Bo Zhang. sinc 2018: 299-306 [doi]
- A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC CodesZhongfeng Wang, Zhiqiang Cui. tvlsi, 15(4):483-488, 2007. [doi]
- Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC CodesXinmiao Zhang, Fang Cai. tcas, 58-I(2):402-414, 2011. [doi]
- High-throughput layered decoder implementation for quasi-cyclic LDPC codesKai Zhang, Xinming Huang, Zhongfeng Wang. jsac, 27(6):985-994, 2009. [doi]