Design and Evaluation of Fluctuating Power Logic to Mitigate Power Analysis at the Cell Level - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Fan Zhang 0010, Bolin Yang, Bojie Yang, Yiran Zhang, Xuanle Ren, Shivam Bhasin, Kui Ren 0001. Design and Evaluation of Fluctuating Power Logic to Mitigate Power Analysis at the Cell Level. IEEE Trans. on CAD of Integrated Circuits and Systems, 40(6):1063-1076, 2021. [doi]

This author has not been identified. Look up 'Fan Zhang 0010' in GoogleThis author has not been identified. Look up 'Bolin Yang' in GoogleThis author has not been identified. Look up 'Bojie Yang' in GoogleThis author has not been identified. Look up 'Yiran Zhang' in GoogleThis author has not been identified. Look up 'Xuanle Ren' in GoogleThis author has not been identified. Look up 'Shivam Bhasin' in GoogleThis author has not been identified. Look up 'Kui Ren 0001' in Google

runs on WebDSL