An 18-Mb, 12.3-GB/s CMOS pipeline-burst cache SRAM with 1.54 Gb/s/pin

Cangsang Zhao, Uddalak Bhattacharya, Martin Denham, Jim Kolousek, Yi Lu, Yong-Gee Ng, Novat Nintunze, Kamal Sarkez, Hemmige D. Varadarajan. An 18-Mb, 12.3-GB/s CMOS pipeline-burst cache SRAM with 1.54 Gb/s/pin. J. Solid-State Circuits, 34(11):1564-1570, 1999. [doi]

Authors

Cangsang Zhao

This author has not been identified. Look up 'Cangsang Zhao' in Google

Uddalak Bhattacharya

This author has not been identified. Look up 'Uddalak Bhattacharya' in Google

Martin Denham

This author has not been identified. Look up 'Martin Denham' in Google

Jim Kolousek

This author has not been identified. Look up 'Jim Kolousek' in Google

Yi Lu

This author has not been identified. Look up 'Yi Lu' in Google

Yong-Gee Ng

This author has not been identified. Look up 'Yong-Gee Ng' in Google

Novat Nintunze

This author has not been identified. Look up 'Novat Nintunze' in Google

Kamal Sarkez

This author has not been identified. Look up 'Kamal Sarkez' in Google

Hemmige D. Varadarajan

This author has not been identified. Look up 'Hemmige D. Varadarajan' in Google