Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability

Yexin Zheng, Chao Huang. Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability. In Design, Automation and Test in Europe, DATE 2009, Nice, France, April 20-24, 2009. pages 1279-1283, IEEE, 2009. [doi]

Abstract

Abstract is missing.