Pan Zhongliang. Neural Network Model for Testing Stuck-at and Delay Faults in Digital Circuit. In 17th International Conference on VLSI Design (VLSI Design 2004), with the 3rd International Conference on Embedded Systems Design, 5-9 January 2004, Mumbai, India. pages 499, IEEE Computer Society, 2004. [doi]
Abstract is missing.