Dajiang Zhou, Peilin Liu. A Hardware-Efficient Dual-Standard VLSI Architecture for MC Interpolation in AVS and H.264. In International Symposium on Circuits and Systems (ISCAS 2007), 27-20 May 2007, New Orleans, Louisiana, USA. pages 2910-2913, IEEE, 2007. [doi]
Abstract is missing.