A High Reliability FPGA Chip Identification Generator Based on PDLs

Kai Zhou, Huaguo Liang, Yue Jiang, Zhengfeng Huang, Maoxiang Yi, Xiumin Xu, Yao Yao. A High Reliability FPGA Chip Identification Generator Based on PDLs. In 27th IEEE Asian Test Symposium, ATS 2018, Hefei, China, October 15-18, 2018. pages 63-67, IEEE, 2018. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.