Clock skew minimization during FPGA placement

Kai Zhu, Martin D. F. Wong. Clock skew minimization during FPGA placement. IEEE Trans. on CAD of Integrated Circuits and Systems, 16(4):376-385, 1997. [doi]

Abstract

Abstract is missing.