A near threshold error resilient processor based on dynamic timing error prediction and within-a-cycle timing error correction - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tao-Tao Zhu, Xiaoyan Xiang, Chen Chen, Jianyi Meng. A near threshold error resilient processor based on dynamic timing error prediction and within-a-cycle timing error correction. In 2015 IEEE 11th International Conference on ASIC, ASICON 2015, Chengdu, China, November 3-6, 2015. pages 1-4, IEEE, 2015. [doi]

This author has not been identified. Look up 'Tao-Tao Zhu' in GoogleThis author has not been identified. Look up 'Xiaoyan Xiang' in GoogleThis author has not been identified. Look up 'Chen Chen' in GoogleThis author has not been identified. Look up 'Jianyi Meng' in Google

runs on WebDSL