Sotirios G. Ziavras. Versatile Processor Design for Efficiency and High Performance. In 5th International Symposium on Parallel Architectures, Algorithms, and Networks (I-SPAN 2000), 7-10 December 2000, Dallas / Richardson, TX, USA. pages 266-273, IEEE Computer Society, 2000. [doi]
Abstract is missing.