Design of Low-Floor Quasi-Cyclic IRA Codes and Their FPGA Decoders

Yifei Zhang. Design of Low-Floor Quasi-Cyclic IRA Codes and Their FPGA Decoders. PhD thesis, University of Arizona, Tucson, USA, 2007. [doi]

Abstract

Abstract is missing.