Closing the Gap between FPGA and ASIC - Balancing Flexibility and Efficiency

Hadi Parandeh-Afshar. Closing the Gap between FPGA and ASIC - Balancing Flexibility and Efficiency. PhD thesis, EPFL, Switzerland, 2012. [doi]

Authors

Hadi Parandeh-Afshar

This author has not been identified. Look up 'Hadi Parandeh-Afshar' in Google