Closing the Gap between FPGA and ASIC - Balancing Flexibility and Efficiency

Hadi Parandeh-Afshar. Closing the Gap between FPGA and ASIC - Balancing Flexibility and Efficiency. PhD thesis, EPFL, Switzerland, 2012. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.