Analysis and architectural support for parallel stateful packet processing

Javier VerdĂș. Analysis and architectural support for parallel stateful packet processing. PhD thesis, Polytechnic University of Catalonia, Spain, 2008. [doi]

Abstract

Abstract is missing.