Transforming TLP into DLP with the Dynamic Inter-Thread Vectorization Architecture. (Transformer le TLP en DLP avec l'architecture de vectorization dynamique inter-thread) - researchr publication

researchr

You are not signed in
Sign in
Sign up

Sajith Kalathingal. Transforming TLP into DLP with the Dynamic Inter-Thread Vectorization Architecture. (Transformer le TLP en DLP avec l'architecture de vectorization dynamique inter-thread). PhD thesis, University of Rennes 1, France, 2016. [doi]

Abstract is missing.

runs on WebDSL