High-Speed, Low-Power 54-B X 54-B Digital Multiplier Architecture Using Redundant Binary

Yun Kim. High-Speed, Low-Power 54-B X 54-B Digital Multiplier Architecture Using Redundant Binary. PhD thesis, University of Illinois Urbana-Champaign, USA, 2001. [doi]

Authors

Yun Kim

This author has not been identified. Look up 'Yun Kim' in Google