High-Speed, Low-Power 54-B X 54-B Digital Multiplier Architecture Using Redundant Binary

Yun Kim. High-Speed, Low-Power 54-B X 54-B Digital Multiplier Architecture Using Redundant Binary. PhD thesis, University of Illinois Urbana-Champaign, USA, 2001. [doi]

Abstract

Abstract is missing.