- Louis Noyez, Nadia El Mrabet, Olivier Potin, Pascal Véron. Montgomery Multiplication Scalable Systolic Designs Optimized for DSP48E2. TRETS, 17(1), March 2024.
- Zimeng Fan 0001, Wei Hu 0001, Fang Liu 0031, Dian Xu, Hong Guo 0005, Yanxiang He, Min Peng 0002. A Hardware Design Framework for Computer Vision Models Based on Reconfigurable Devices. TRETS, 17(1), March 2024.
- Stefan Nikolic 0001, Paolo Ienne. Exploring FPGA Switch-Blocks without Explicitly Listing Connectivity Patterns. TRETS, 17(1), March 2024.
- Rafael Fão de Moura, Luigi Carro. Reprogrammable Non-Linear Circuits Using ReRAM for NN Accelerators. TRETS, 17(1), March 2024.
- John A. Kalomiros, John V. Vourvoulakis, Stavros Vologiannidis. A Hardware Accelerator for the Semi-Global Matching Stereo Algorithm: An Efficient Implementation for the Stratix V and Zynq UltraScale+ FPGA Technology. TRETS, 17(1), March 2024.
- Jeffrey Chen, Sang-Woo Jun, Sehwan Hong, Warrick He, Jinyeong Moon. Eciton: Very Low-power Recurrent Neural Network Accelerator for Real-time Inference at the Edge. TRETS, 17(1), March 2024.
- Zhengyan Liu, Qiang Liu 0011, Shun-Yan, Ray C. C. Cheung. An Efficient FPGA-based Depthwise Separable Convolutional Neural Network Accelerator with Hardware Pruning. TRETS, 17(1), March 2024.
- Diana Göhringer, Georgios Keramidas, Akash Kumar 0001. Introduction to the FPL 2021 Special Section. TRETS, 17(1), March 2024.
- Yunhui Qiu, Yiqing Mao, Xuchen Gao, Sichao Chen, Jiangnan Li, Wenbo Yin, Lingli Wang. FDRA: A Framework for a Dynamically Reconfigurable Accelerator Supporting Multi-Level Parallelism. TRETS, 17(1), March 2024.
- Yonggen Li, Xin Li, Haibin Shen, Jicong Fan, Yanfeng Xu, Kejie Huang. An All-digital Compute-in-memory FPGA Architecture for Deep Learning Acceleration. TRETS, 17(1), March 2024.