- Louis Noyez, Nadia El Mrabet, Olivier Potin, Pascal Véron. Montgomery Multiplication Scalable Systolic Designs Optimized for DSP48E2. TRETS, 17(1), March 2024.
- Zimeng Fan 0001, Wei Hu 0001, Fang Liu 0031, Dian Xu, Hong Guo 0005, Yanxiang He, Min Peng 0002. A Hardware Design Framework for Computer Vision Models Based on Reconfigurable Devices. TRETS, 17(1), March 2024.
- Tianyou Bao, Pengzhou He, Jiafeng Xie, H. S. Jacinto. AEKA: FPGA Implementation of Area-Efficient Karatsuba Accelerator for Ring-Binary-LWE-Based Lightweight PQC. TRETS, 17(2), June 2024.
- Stefan Nikolic 0001, Paolo Ienne. Exploring FPGA Switch-Blocks without Explicitly Listing Connectivity Patterns. TRETS, 17(1), March 2024.
- Jens Trautmann 0001, Paul Krüger, Andreas Becher, Stefan Wildermann, Jürgen Teich. Design, Calibration, and Evaluation of Real-time Waveform Matching on an FPGA-based Digitizer at 10 GS/s. TRETS, 17(2), June 2024.
- Andreas Koch 0001, Kentaro Sano. Introduction to the Special Issue on FPL 2022. TRETS, 17(2), June 2024.
- Rafael Fão de Moura, Luigi Carro. Reprogrammable Non-Linear Circuits Using ReRAM for NN Accelerators. TRETS, 17(1), March 2024.
- Kexin Li, Shaoxian Xu, Zhiyuan Shao, Ran Zheng, Xiaofei Liao, Hai Jin 0001. ScalaBFS2: A High-performance BFS Accelerator on an HBM-enhanced FPGA Chip. TRETS, 17(2), June 2024.
- Geng Yang, Jie Lei 0001, Zhenman Fang, Yunsong Li, Jiaqing Zhang, Weiying Xie. HyBNN: Quantifying and Optimizing Hardware Efficiency of Binary Neural Networks. TRETS, 17(2), June 2024.
- John A. Kalomiros, John V. Vourvoulakis, Stavros Vologiannidis. A Hardware Accelerator for the Semi-Global Matching Stereo Algorithm: An Efficient Implementation for the Stratix V and Zynq UltraScale+ FPGA Technology. TRETS, 17(1), March 2024.