Pierre-Yves Peneau, Rabab Bouziane, Abdoulayse Gamatié, Erven Rohou, Florent Bruguier, Gilles Sassatelli, Lionel Torres, Sophiane Senni. Loop optimization in presence of STT-MRAM caches: A study of performance-energy tradeoffs. In 26th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2016, Bremen, Germany, September 21-23, 2016. pages 162-169, IEEE, 2016. [doi]
Abstract is missing.