S. P. Joy Vasantha Rani - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 12 from 12

2022

Approximate Multipliers Design Using Approximate Adders for Image Processing ApplicationsS. P. Joy Vasantha Rani, J. R. Lourdu Jennifer, P. Sudhanya. jcsc, 31(15), 2022. [doi]

2021

Wire-Length and Run-Time Optimization in FPGA Placement Using Hybrid Iterative AlgorithmsP. Sudhanya, S. P. Joy Vasantha Rani. jcsc, 30(5), 2021. [doi]

2020

Performance analysis of intrinsic embedded evolvable hardware using memetic and genetic algorithmsRanjith Chandrasekharan, S. P. Joy Vasantha Rani. ijbic, 15(1):43-51, 2020. [doi]

A Fast On-Chip Adaptive Genetic Algorithm Processor for Evolutionary FIR Filter Implementation Using Hardware-Software Co-DesignChandran Ranjith, S. P. Joy Vasantha Rani. jcsc, 29(1), 2020. [doi]

Nonlinear Controller: Voltage Controlled PFC-Based Fuzzy MDPSM Controller with Predictive Input VoltageR. Thangam, S. P. Joy Vasantha Rani. jcsc, 29(13), 2020. [doi]

2019

Automatic fault isolation and restoration of distribution system using JADE based Multi-AgentsIndhumathi Chellaswamy, S. P. Joy Vasantha Rani. elektrik, 27(3):2226-2242, 2019. [doi]

Efficient Design of ADC BIST with an Analog Ramp Signal Generation and Digital Error EstimationSenthil Sivakumar, S. P. Joy Vasantha Rani. jcsc, 28(3):1950042, 2019. [doi]

2018

An ADC BIST using on-chip ramp generation and digital ORASenthil Sivakumar, S. P. Joy Vasantha Rani. mj, 81:8-15, 2018. [doi]

2015

Pipelined hardware design of self tuning controller with on-chip parameter estimatorS. P. Joy Vasantha Rani. ijhpsa, 5(3):127-140, 2015. [doi]

2012

Reconfigurable RNS FIR Filter Using Higher Radix MultiplierJ. Britto Pari, S. P. Joy Vasantha Rani. acity 2013: 563-570 [doi]

2009

Field Programmable Gate Array based floating point hardware design of recursive k-means clustering algorithm for Radial Basis Function Neural NetworkS. P. Joy Vasantha Rani, P. Kanagasabapathy, L. Suganthi. ijista, 6(1/2):61-76, 2009. [doi]

2004

Design of Neural Network on FPGAS. P. Joy Vasantha Rani, P. Kanagasabapathy. csreaESA 2004: 509-512

Sign in or sign up to see more results.

runs on WebDSL