Journal: TRETS

Volume 2, Issue 2

0 -- 0Justin S. Wong, N. Pete Sedcole, Peter Y. K. Cheung. Self-Measurement of Combinatorial Circuit Delays in FPGAs
0 -- 0Jason Yu, Christopher Eagleston, Christopher Han-Yu Chou, Maxime Perreault, Guy Lemieux. Vector Processing as a Soft Processor Accelerator
0 -- 0G. Seetharaman, B. Venkataramani. Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits
0 -- 0Alessandro Cevrero, Panagiotis Athanasopoulos, Hadi Parandeh-Afshar, Ajay K. Verma, Seyed Hosein Attarzadeh Niaki, Chrysostomos Nicopoulos, Frank K. Gürkaynak, Philip Brisk, Yusuf Leblebici, Paolo Ienne. Field Programmable Compressor Trees: Acceleration of Multi-Input Addition on FPGAs
0 -- 0Weisheng Zhao, Eric Belhaire, Claude Chappert, Bernard Dieny, Guillaume Prenat. TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA
0 -- 0Hideharu Amano, Tadao Nakamura. Guest Editors Introduction: ICFPT 2007
0 -- 0Stephen Jang, Billy Chan, Kevin Chung, Alan Mishchenko. WireMap: FPGA Technology Mapping for Improved Routability and Enhanced LUT Merging
0 -- 0Eric S. Chung, Michael Papamichael, Eriko Nurvitadhi, James C. Hoe, Ken Mai, Babak Falsafi. ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs
0 -- 0Dirk Koch, Christian Beckhoff, Jürgen Teich. Hardware Decompression Techniques for FPGA-Based Embedded Systems