0 | -- | 0 | Saar Drimer, Tim Güneysu, Christof Paar. DSPs, BRAMs, and a Pinch of Logic: Extended Recipes for AES on FPGAs |
0 | -- | 0 | David DuBois, Andrew DuBois, Thomas Boorman, Carolyn Connor Davenport, Steve Poole. Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer with Application |
0 | -- | 0 | John Curreri, Seth Koehler, Alan D. George, Brian Holland, Rafael Garcia. Performance Analysis Framework for High-Level Language Applications in Reconfigurable Computing |
0 | -- | 0 | Antonio Roldao Lopes, George A. Constantinides. A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation for Dense Matrices |
0 | -- | 0 | Shannon Koh, Oliver Diessel. Configuration Merging in Point-to-Point Networks for Module-Based FPGA Reconfiguration |