6 | -- | 0 | Kan Shi, David Boland, George A. Constantinides. Imprecise Datapath Design: An Overclocking Approach |
7 | -- | 0 | Louis Woods, Gustavo Alonso, Jens Teubner. Parallelizing Data Processing on FPGAs with Shifter Lists |
8 | -- | 0 | João M. P. Cardoso, Pedro C. Diniz, Katherine (Compton) Morrow. Guest Editorial FPL 2013 |
9 | -- | 0 | Ricardo S. Ferreira, Luciana Rocha, André G. Santos, José Augusto Miranda Nacif, Stephan Wong, Luigi Carro. A Runtime FPGA Placement and Routing Using Low-Complexity Graph Traversal |
10 | -- | 0 | Kevin E. Murray, Scott Whitty, Suya Liu, Jason Luu, Vaughn Betz. Timing-Driven Titan: Enabling Large Benchmarks and Exploring the Gap between Academic and Commercial CAD |
11 | -- | 0 | Lin Gan, Haohuan Fu, Wayne Luk, Chao Yang, Wei Xue, Xiaomeng Huang, Youhui Zhang, Guangwen Yang. Solving the Global Atmospheric Equations through Heterogeneous Reconfigurable Platforms |
12 | -- | 0 | Anup Das 0001, Shyamsundar Venkataraman, Akash Kumar. Autonomous Soft-Error Tolerance of FPGA Configuration Bits |
13 | -- | 0 | Zsolt István, Gustavo Alonso, Michaela Blott, Kees A. Vissers. A Hash Table for Line-Rate Data Processing |