The following publications are possibly variants of this publication:
- SRAM designs for 5nm node and beyond: Opportunities and challengesTrong Huynh Bao, Sushil Sakhare, Julien Ryckaert, Alessio Spessot, Diederik Verkest, Anda Mocuta. icicdt 2017: 1-4 [doi]
- Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation - Part II: CNT Interconnect OptimizationRongmei Chen, Lin Chen, Jie Liang, Yuanqing Cheng, Souhir Elloumi, JaeHyun Lee, Kangwei Xu, Vihar P. Georgiev, Kai Ni 0004, Peter Debacker, Asen Asenov, Aida Todri-Sanial. tvlsi, 30(4):440-448, 2022. [doi]
- Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAMTrong Huynh Bao, Sushil Sakhare, Julien Ryckaert, Dmitry Yakimets, Abdelkarim Mercha, Diederik Verkest, Aaron Voon-Yew Thean, Piet Wambacq. icicdt 2015: 1-4 [doi]