Error-resilient low-power Viterbi decoder architectures

Rami A. Abdallah, Naresh R. Shanbhag. Error-resilient low-power Viterbi decoder architectures. IEEE Transactions on Signal Processing, 57(12):4906-4917, 2009. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.