Error-resilient low-power Viterbi decoder architectures

Rami A. Abdallah, Naresh R. Shanbhag. Error-resilient low-power Viterbi decoder architectures. IEEE Transactions on Signal Processing, 57(12):4906-4917, 2009. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: