The following publications are possibly variants of this publication:
- Energy-efficient High-level Synthesis for HDR ArchitecturesShin-ya Abe, Masao Yanagisawa, Nozomu Togawa. ipsj, 5:106-117, 2012. [doi]
- Floorplan-Aware High-Level Synthesis for Generalized Distributed-Register ArchitecturesAkira Ohchi, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki. ieicet, 92-A(12):3169-3179, 2009. [doi]
- Energy-efficient high-level synthesis for HDR architectures with clock gatingHiroyuki Akasaka, Masao Yanagisawa, Nozomu Togawa. isocc 2012: 135-138 [doi]