A Logic Simulation Machine

Miron Abramovici, Ytzhak H. Levendel, Premachandran R. Menon. A Logic Simulation Machine. IEEE Trans. on CAD of Integrated Circuits and Systems, 2(2):82-94, 1983. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.