Low power pattern generation for BIST architecture

Nisar Ahmed, Mohammad H. Tehranipour, Mehrdad Nourani. Low power pattern generation for BIST architecture. In ISCAS (4). pages 689-692, 2004.

Authors

Nisar Ahmed

This author has not been identified. Look up 'Nisar Ahmed' in Google

Mohammad H. Tehranipour

This author has not been identified. Look up 'Mohammad H. Tehranipour' in Google

Mehrdad Nourani

This author has not been identified. Look up 'Mehrdad Nourani' in Google