Low power pattern generation for BIST architecture

Nisar Ahmed, Mohammad H. Tehranipour, Mehrdad Nourani. Low power pattern generation for BIST architecture. In ISCAS (4). pages 689-692, 2004.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.