Design Methodology for Synthesizing Resonant Clock Networks in the Presence of Dynamic Voltage/Frequency Scaling - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Seyong Ahn, Minseok Kang, Marios C. Papaefthymiou, Taewhan Kim. Design Methodology for Synthesizing Resonant Clock Networks in the Presence of Dynamic Voltage/Frequency Scaling. IEEE Trans. on CAD of Integrated Circuits and Systems, 35(12):2068-2081, 2016. [doi]

This author has not been identified. Look up 'Seyong Ahn' in GoogleThis author has not been identified. Look up 'Minseok Kang' in GoogleThis author has not been identified. Look up 'Marios C. Papaefthymiou' in GoogleThis author has not been identified. Look up 'Taewhan Kim' in Google

runs on WebDSL