Design of a 32-bit squarer - exploiting addition redundancy

Asim J. Al-Khalili, Aiping Hu. Design of a 32-bit squarer - exploiting addition redundancy. In ISCAS (5). pages 325-328, 2003. [doi]

Abstract

Abstract is missing.