The following publications are possibly variants of this publication:
- 16.1 A 12b 18GS/s RF Sampling ADC with an Integrated Wideband Track-and-Hold Amplifier and Background CalibrationAhmed M. A. Ali, Hüseyin Dinc, Paritosh Bhoraskar, Scott Bardsley, Christopher Dillon, Mohit Kumar, Matthew McShea, Ryan Bunch, Joel Prabhakar, Scott Puckett. isscc 2020: 250-252 [doi]
- A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background CalibrationAhmed M. A. Ali, Huseyin Dinc, Paritosh Bhoraskar, Christopher Dillon, Scott Puckett, Bryce Gray, Carroll Speir, Jonathan Lanford, Janet Brunsilius, Peter R. Derounian, Brad Jeffries, Ushma Mehta, Matthew McShea, Russell Stop. jssc, 49(12):2857-2867, 2014. [doi]
- A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and ditherAhmed M. A. Ali, Huseyin Dinc, Paritosh Bhoraskar, Scott Puckett, Andy Morgan, Ning Zhu, Qicheng Yu, Christopher Dillon, Bryce Gray, Jonathan Lanford, Matthew McShea, Ushma Mehta, Scott Bardsley, Peter R. Derounian, Ryan Bunch, Ralph Moore, Gerry Taylor. vlsic 2016: 1-2 [doi]
- A 16-bit 250-MS/s IF Sampling Pipelined ADC With Background CalibrationAhmed M. A. Ali, Andrew Morgan, Christopher Dillon, Greg Patterson, Scott Puckett, Paritosh Bhoraskar, Huseyin Dinc, Mike Hensley, Russell Stop, Scott Bardsley, David Lattimore, Jeff Bray, Carroll Speir, Robert Sneed. jssc, 45(12):2602-2612, 2010. [doi]