A yield improvement technique for IC layout using local design rules

Gerard A. Allan, Anthony J. Walton, Robert J. Holwill. A yield improvement technique for IC layout using local design rules. IEEE Trans. on CAD of Integrated Circuits and Systems, 11(11):1355-1362, 1992. [doi]

Abstract

Abstract is missing.