Design optimization of gate-silicided ESD NMOSFETs in a 45 nm bulk CMOS technology

David Alvarez, Kiran V. Chatty, Christian Russ, Michel J. Abou-Khalil, Junjun Li, Robert Gauthier, Kai Esmark, Ralph Halbach, Christopher Seguin. Design optimization of gate-silicided ESD NMOSFETs in a 45 nm bulk CMOS technology. Microelectronics Reliability, 49(12):1417-1423, 2009. [doi]

Authors

David Alvarez

This author has not been identified. Look up 'David Alvarez' in Google

Kiran V. Chatty

This author has not been identified. Look up 'Kiran V. Chatty' in Google

Christian Russ

This author has not been identified. Look up 'Christian Russ' in Google

Michel J. Abou-Khalil

This author has not been identified. Look up 'Michel J. Abou-Khalil' in Google

Junjun Li

This author has not been identified. Look up 'Junjun Li' in Google

Robert Gauthier

This author has not been identified. Look up 'Robert Gauthier' in Google

Kai Esmark

This author has not been identified. Look up 'Kai Esmark' in Google

Ralph Halbach

This author has not been identified. Look up 'Ralph Halbach' in Google

Christopher Seguin

This author has not been identified. Look up 'Christopher Seguin' in Google