Concurrent Optimization of Technology and Design for Nano CMOS

Ajith Amerasekera. Concurrent Optimization of Technology and Design for Nano CMOS. In 20th International Conference on VLSI Design (VLSI Design 2007), Sixth International Conference on Embedded Systems (ICES 2007), 6-10 January 2007, Bangalore, India. pages 27, IEEE Computer Society, 2007. [doi]

Abstract

Abstract is missing.