The following publications are possibly variants of this publication:
- Exploration of optimal functional Trojan-resistant hardware intellectual property (IP) core designs during high level synthesisAnirban Sengupta, Aditya Anshul, Rahul Chaurasia. mam, 103:104973, 2023. [doi]
- Untrusted Third Party Digital IP Cores: Power-Delay Trade-off Driven Exploration of Hardware Trojan Secured Datapath during High Level SynthesisAnirban Sengupta, Saumya Bhadauria. glvlsi 2015: 167-172 [doi]
- PSO based exploration of multi-phase encryption based secured image processing filter hardware IP core datapath during high level synthesisAditya Anshul, Anirban Sengupta. eswa, 223:119927, August 2023. [doi]
- Embedding low cost optimal watermark during high level synthesis for reusable IP core protectionAnirban Sengupta, Saumya Bhadauria, Saraju P. Mohanty. iscas 2016: 974-977 [doi]
- Exploration of optimal multi-cycle transient fault secured datapath during high level synthesis based on user area-delay budgetAnirban Sengupta, Reza Sedaghat. ccece 2015: 69-74 [doi]
- Retinal Biometric for Securing JPEG-Codec Hardware IP Core for CE SystemsRahul Chaurasia, Anirban Sengupta. tce, 69(3):441-457, August 2023. [doi]
- Low-Cost Obfuscated JPEG CODEC IP Core for Secure CE HardwareAnirban Sengupta, Dipanjan Roy, Saraju P. Mohanty, Peter Corcoran 0001. tce, 64(3):365-374, 2018. [doi]
- Exploring Low Cost Optimal Watermark for Reusable IP Cores During High Level SynthesisAnirban Sengupta, Saumya Bhadauria. access, 4:2198-2215, 2016. [doi]
- User power-delay budget driven PSO based design space exploration of optimal k-cycle transient fault secured datapath during high level synthesisAnirban Sengupta, Saumya Bhadauria. isqed 2015: 289-292 [doi]