Davide Appello, M. Laurino, M. Pranzo. A mathematical model to assess the influence of parallelism in a semiconductor back-end test floor. In International Test Conference in Asia, ITC-Asia 2017, Taipei, Taiwan, September 13-15, 2017. pages 138-143, IEEE, 2017. [doi]
Abstract is missing.