Verification of RTL generated from scheduled behavior in a high-level synthesis flow

Pranav Ashar, Subhrajit Bhattacharya, Anand Raghunathan, Akira Mukaiyama. Verification of RTL generated from scheduled behavior in a high-level synthesis flow. In ICCAD. pages 517-524, 1998. [doi]

Authors

Pranav Ashar

This author has not been identified. Look up 'Pranav Ashar' in Google

Subhrajit Bhattacharya

This author has not been identified. Look up 'Subhrajit Bhattacharya' in Google

Anand Raghunathan

This author has not been identified. Look up 'Anand Raghunathan' in Google

Akira Mukaiyama

This author has not been identified. Look up 'Akira Mukaiyama' in Google